Jean-Francois Provost, Vincent Pierson, Abdelaziz Tadermet United Monolithic Semiconductors-Backend

Abstract

Test approaches have changed over the last years led by the high volume market, the complexity and the diversity of the functions (bare dies and packages) to be tested in a production environment.

Both Software and Hardware developments have been required.

Among these works, three examples are illustrated in this paper:

- Development of pulsed power test bench: combination of new equipment generation and powerful test software. Our approach is based on parallelization of multi parameter measurements, capture simultaneously power sweep and pulsed current (very fast test time). These test benches are used for high power circuits designed on GaAs and GaN technologies
- Development of E-band test benches for on wafer test (LNA, Multiplier, PA, IQ up and down converters)
- Development of software tools for data analysis and decision making (setup validation, monitoring in real time...)

The advance test solution integrates different measurement types: DC, noise, [S] parameters up to 110GHz, power measurements and conversion gain up to 86GHz.

The benefits are a higher flexibility, an easy and fast data access, test time reduction and wide test offers at high frequency.



1. Introduction

Backend production has developed an expertise on wafer test for 30 years and test package.

- 17 Automatic on-wafer microwave test benches (up to 110 GHz)
 - o 100 % Functional test strategy ([S], Power, Noise ...) Wafer mapping
 - >17 Millions chips tested per year
- 4 full automatic handlers for high volume package and 3 semi automatic handlers for medium volume package
 - >22 Millions QFN tested per year

2. Pulsed power test bench 50Ghz

2.1. Standard pulsed power test bench

The characterizations of input/output response and 1dB compression on high power amplifier require a pulsed power test bench.

For years, a classic test bench has been used. It is built around a microwave source, amplifier and peak power meter. At these high powers, biasing is pulsed and RF can be pulsed too. Input signal is sweeping across a frequency (or input power) ramp. This ramp is repeated at different input power (or frequency) values.

Oscilloscopes are used to measure consumptions at each of these frequency/power points. Then calculations of Gain, Dissipated power, PAE, ... are deducted.

All these measurements and calculations are controlled by test software and are completely automatic. At the end of this 2D characterization (response from both frequency and input power sweeps), data are automatically transferred to a database and can be analyzed with Tools developed at UMS

However, this kind of test bench has limitations, particularly in regard of test times. Indeed, a set of measurement (output power and consumptions) at one frequency/input power point needs 1.5 sec to be performed. More and more demands request for high characterization data, for instance 100 frequency points at 10 different input powers (1000 points to measure) leading to about 1500 seconds to test a die. As example, the test time for 4 inch wafer with 200 HPA, takes 83 hours.

2.2. High speed pulsed power test bench 50Ghz

2.2.1. Take the advantage of the sweeping speed of VNA

A Vector Network Analyzer (VNA) is traditionally used to perform S-Parameter measurements. VNA is able to sweep across a frequency (or power) table, to synthesize very quickly signals and to make fast measurements. 101 measured points can be performed in a few ms!

VNA is a flexible system. Whether on the input or output chain: different elements can be added such as Power amplifiers, isolators, attenuators,...

Our objective is to measure simultaneously power parameters (Pin, Pout) and DC parameters (Voltage and current to calculate consumption and PAE) within very short time. These parameters are needed at each frequency/input power point. In fact, normal and fast

behavior of VNA consists in performing RF measurements without interruption (communication with external test benches like oscilloscope etc). For our products, we need to perform DC measurements exactly at the moment when the input signal is stabilized, before the VNA set the next point.

The first idea would be to trigger the frequency/power sweep. At each point, the VNA performs RF measurements and waits for the next trigger before moving to the next point. Then, test software communicates with oscilloscope to perform DC measurements. After this operation, the next trigger is sent by the software. In this mode the VNA sweep is interrupted by an external triggering. This communication mode is very time consuming. Therefore, the benefit of using VNA is low and comparable to classical test bench.

VNA and DC measurement systems have to communicate without VNA interruption.

2.2.2. Parallelize a VNA with a DC measurement system

DC measurements (Voltage & current) have to be performed at each frequency/power point generated by the VNA.

Unfortunately, oscilloscopes don't have enough memory depth to capture signals with high accuracy over a long period of time (covering all the frequency/power points). The idea is to know exactly when this DC measurement can be performed with an established signal (frequency/power).

The VNA is running on its own and will not wait between two points. The solution is to get a 'busy' signal from the VNA to indicate exactly when the VNA performs the measurement. During this short time, the input signal is necessarily stabilized.

This 'busy' signal will be used as a trigger for the oscilloscope dedicated to DC measurements. At each input trigger, the oscilloscope will start acquisition over time only covering the pulse duration for the current point. Then the scope has to rearm itself before the next frequency/power point.

At the end of the VNA sweep, test software has just to get all the segmented data by remote connection (GPIB, USB, LAN ,....)

Figure 1 shows pulse synchronization for simultaneous DC and RF measurements.

Figure 2 shows the description of segmented memory on oscilloscope





Figure 1 : Description of pulse synchronization (RF and DC measurements)



Figure 2 : Segmented memory-Oscilloscope



With high speed test bench, test time is divided by more than 100 with 1000 measured points. Considering previous 4 inch wafer, test time of 83 hours using classical test bench is now less than 50 minutes using new test bench.

2.2.3. High speed test bench need a high speed software

With test time reduction, we are facing another problem. Indeed, each second becomes important and any lost time in the test software can affect the throughput.

Test software has a lot of information to display in real time: progression in test sequence, status of the executed tests, measurements (data & graphics), statistical data, yield...

The display and the data refreshing are the main causes of waste of time in test software. Thanks to powerful multi-core computers, parallel operations are allowed.

Maximizing computing resources provided by multi-core processors requires some adjustments of the software application: Use of multiple threads within applications becomes mandatory. Multiple threads are not easy to develop, manage and debug. Robust IDE (integrated development environment) is required for providing powerful tools.

To achieve the last challenge, we improve the test software in order to separate (in different threads) the remote control of the test bench from the data display.

3. E-Band test benches for on wafer test

The aim of this chapter is to describe some standard E-band configuration for on wafer production test bench used at UMS in a production environment. To illustrate each configuration, a product has been selected

All test benches with the associated probe stations are driven by test software developed by UMS in LabWindows/CVI.

In the following figures (Figure 3 to Figure 10), product features and test benches dedicated to S parameter and conversion gain tests are presented.



3.1.S parameter measurements : Low noise amplifier



DC bias: Vd=3.5Volt@ld=75mA Chip size 3.35x1.12x0.07mm



Figure 3 : Main Features of CHA2080-98F (E band LNA)



Figure 4: Setup description dedicated to E band S parameter measurements



3.2. Conversion Gain measurements: Down Converter



- Chip size 3.43x2.24x0.07mm

Figure 5 : Main Features of CHR1080a98F (E band Down-converter)



Figure 6 : Setup description dedicated to E band conversion gain measurements



<text>

Figure 7 : Picture of probe station –Mixer configuration

3.3. Multiplier X2: FBL_XD1901 (Filtronic design)

- o Freq IN [35.5Ghz-38Ghz]
- Freq Out [71Ghz-76Ghz]



Frequency doublers

FBL_XD1901 (on maskset ULP003)

	min	max	100% on-wafer test, 25°C condition
GHz	35.5	38	35.5GHz, 36.75GHz, 38GHz
GHz	71	76	71, 73.5, 76GHGz
dBm	-4		Pin=0dBm
			Vg (pre-amp) = +0.1V, Vd (pre-amp) = +2.5V
mA		60	Vg (x2) = -0.5V, Vd (x2) = +2.0V
	GHz GHz dBm mA	min GHz 35.5 GHz 71 dBm -4 mA -4	min max GHz 35.5 38 GHz 71 76 dBm -4





Figure 8 : Setup description dedicated to E band multiplier measurements.



4. Software Development for production test

4.1. Software for Setup validation for on wafer test

The validation of a setup can require a lot of effort depending of the number of tested parameters. In a production environment addressing automotive, telecom, space, defense market with a high number of references and functions to be tested, the effectiveness is a part of the continuous improvement. On this observation the development of an automated tool to validate a setup was considered. The on wafer setup validation is taken

Automated setup validation description

The first phase is to define a golden wafer or golden dies of the selected product. The first measurement of the wafer will be the reference. These data are stored in an oracle data base with a die to number traceability.

The second phase is to define a product recipe with the relevant tested parameters for acceptance of the setup. A specific software interface has been developed to create the recipe, the parameters to be controlled are automatically proposed in a list coming from the test sequence by itself.

The control limits (LCL & UCL) are defined for each tested parameters based on repeatability and reproducibility approach.

Figure 9 describes an example of recipe showing the list of tested parameters.





					LOGI	ICIEL I	DE V.		ION DE	B S	S DE P	PRODUC	CTIO	N		
								versio	nw 3.20	(c) 2017		-	-			
		ONF	IGUF	RAT	Ì		VAL		ON B/	ANC PU	ICES	1 1		ATION B	ANC QENS	;
onfigu	uration r de gabant		~			\\hello	s/apps	be\SPCCo	nlig\CHR	3894 gtest				LOA	D SAVI	E SAVE
D	escription o	les mes	a de test		SIAF2	i u un typ	e de le	st Itror la listo	ID Test d	la la mesure	, de référ	ence (OW	TUN	OLEMENT)	152364	
	escription o	les mes Type	e de test		SIAE2		e de le	st Itrer la liste	ID Test d	le la mesure	e de référ	rence (OW	T UNP	QUEMENT)	152364	la Tast
	escription o	Type Masque	e de test		SIAE2			Itrer la liste	ID Test d	le la mesure Plaque	e de référ	rence (OW Vom du ficl	rt UNI	QUEMENT) 3	152364 ID a	ie Test
	Jescription o	Type Masque	e de test		SIAE2		e de le	Itrer la liste	ID Test d	le la mesure Plaque	e de référ	ience (OW Vom du fic!	IT UNP	DUEMENT) 3	152364	Se Test
	Type de m	Hes mes Type Masque T	e de test		SIAE2	Pa	e de le	Itrer la liste Compos T	ID Test d	Plaque	e de référ	rence (OW Vom du fic! T	rT UNP hier de	QUEMENT) 3 test Limite Min	I52364	le Test
1	Type de m	Ies mes Type Masque Type esure	e de test	- V6	SIAE2	Par P RF - F	ramètre F OL -	ttrer la liste Compos T	ID Test d	Plaque	e de référ	Vom du fici T Mesur Ge_l	n UND hier de	Limite Min -0.3	Limite Max	le Test
1 2	Type de m RX02 RX02	Has mes Type Masque Type esure	/4 - V5	- V6	Er a para SIAE2 Lot T	Par P RF - F P RF - F	ramètre F OL -	es forcés P OL - SW	ID Test d ant - TEMP - TEMP	Plaque	• Mod	Nom du fici T	rt UNP hier de e	Limite Min -0.3 -0.3	IS2364 ID d Limite Max 0.3 0.3	le Test
1 2 3	Type de m RX02 RX02 RX02 RX02	Ites mes Type Masque Type Masque Type Sure Sure	/4 - V5 /4 - V5 /4 - V5	- V6 - V6 - V6	FRF - FRF - FRF - FRF	Par PRF - F PRF - F	amètre OL - OL -	es forcés P OL - SW P OL - SW	ID Test d ant - TEMP - TEMP	Plaque	• Mod • Mod	Mesun Ge_I Ge_Q	n UNB hier de	Limite Min -0.3 -0.3 -0.3	152364 ID d Limite Max 0.3 0.3 0.3	ADD I
1 2 3 4	Type de m FXX02 RXX02 RXX02 RXX02 RXX02 RXX02 RXX02 RXX02 RXX02 RXX02 RXX02 RXX02	esure - V - V	/4 - V5 /4 - V5 /4 - V5 /4 - V5	- V6 - V6 - V6	F RF - F RF - F RF - F RF -	Par P RF - F P RF - F P RF - F	ramètre OL - OL - OL - OL -	ther la liste Compos T Is forcés P OL - SW P OL - SW P OL - SW P OL - SW	ID Test d ant - TEMP - TEMP - TEMP	Plaque	• de référ • Mod • Mod • Mod	Vence (OW	e e	Limite Min 0.3 -0.3 -0.3 -0.3 -0.3	Limite Max 0.3 0.3 0.3 0.3	ADD I
1 2 3 4 5	Type de m RX02 RX02 RX02 RX02 RX02 RX02	es mes Type Masque 7 esure - \ - \ - \ + \	4 de test 4 - V5 4 -	- V6 - V6 - V6 - V6 - V6	F RF - F RF -	Par P RF - F P RF - F P RF - F P RF - F	amètre 0L - 0L - 0L - 0L - 0L - 0L -	Itter la liste Compos T Itter la liste Compos T Itter la liste P OL - SW P OL - SW	ID Test d ant - TEMP - TEMP - TEMP - TEMP - TEMP	Plaque	• Med • Med • Med • Med • Med • Med	Mesur Ge_l Gc_Q Gc_Q II	e • •	DUEMENT) 3 test Limite Min -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -3 -3 -3	152364 1D o Limite Max 0.3 0.3 0.3 0.3 0.3 3 3 3	ADD I
1 2 3 4 5 6	Type de m RX02 RX02 RX02 RX02 RX02 RX02 RX02 RX02	es mes Type Masque * * esure = \ \ = \ \ + \ \ + \ \ + \ \ + \	A de test A - V5 A - V5	- V6 - V6 - V6 - V6 - V6	F RF - F RF - F RF - F RF - F RF - F RF - F RF -	Par PRF - F PRF - F PRF - F PRF - F	ramètre 0 L - 0 L -	Itter la liste Compos T Itter la liste Compos T Itter la liste P OL - SW P OL - SW P OL - SW P OL - SW P OL - SW P OL - SW	D Test d ant - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP	Plaque Plaque T PRATURE PRATURE PRATURE PRATURE PRATURE	• Med • Med • Med • Med • Med • Med	Nence (OW Nom du fict T Mesur Ge_1 Ge_2 Ge_2 I1 12	e • • • • •	Limite Min -0.3 -0.3 -0.3 -0.3 -0.3 -3 -3 -3 -3	Limite Max 0.3 0.3 0.3 0.3 0.3 3 3 3	ADD I
1 2 3 4 5 6	Type de m RX02 RX02 RX02 RX02 RX02 RX02 RX02 RX02	esure + N esure + N + N + N + N + N + N + N	4 - V5 4 - V5	- V6 - V6 - V6 - V6 - V6 - V6 - V6	FRF - FRF - FRF - FRF - FRF - FRF - FRF -	Par PRF - F PRF - F PRF - F PRF - F	amètre - OL - - OL -	ther la liste Compos T Is forcés P OL - SW P OL - SW P OL - SW P OL - SW P OL - SW	D Test d ant - TEMP - TEMP - TEMP - TEMP	Plaque Plaque T	- Mod - Mod - Mod - Mod - Mod - Mod - Mod	Mesur Ge_l Ge_Q Ge_Q II I2	e - - - - -	Limite Min -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -3 -3 -3	Limite Max 0.3 0.3 0.3 0.3 3 3 3	ADD I
1 2 3 4 5 6	Type de m RX02 RX02 RX02 RX02 RX02 RX02 RX02 RX02	esure + V esure + V + V + V + V	4 - V5 4 - V5 4 - V5 4 - V5 4 - V5 4 - V5 4 - V5	- V6 - V6 - V6 - V6 - V6 - V6 - V8	F RF - F RF - F RF - F RF - F RF - F RF - F RF -	Par PRF - F PRF - F PRF - F PRF - F	e de le Finite	ttrer la liste Compos T Is forcés P OL - SW P OL - SW P OL - SW P OL - SW P OL - SW	D Test d ant - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP	Plaque	• Med • Med • Med • Med • Med • Med	Mesun Ge_1 Ge_2 Ge_2 I I I 2	e e v v v	DUEMENT) 3 tost Limite Min -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -3 -3 -3 -3	152364 Limite Max 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3	e Text
1 2 3 4 5 6	Type de m RX02 RX02 RX02 RX02 RX02 RX02 RX02	esure + Nasque + Nasque + N esure - N + N + N	A de test A - V5 A - V5	- V6 - V6 - V6 - V6 - V6 - V6	F RF - F RF - F RF - F RF - F RF - F RF - F RF -	Par PRF - F PRF - F PRF - F PRF - F	ramètre 0 0	ther la liste Composition T P OL - SW P OL - SW P OL - SW P OL - SW P OL - SW	D Test d ant - TEMP - TEMP - TEMP - TEMP - TEMP	Plaque	- Med - Med - Med - Med - Med - Med	Mesur Ge_I Gc_I Gc_Q I I 2	e • •	CUEMENT) 3 tost Limite Min -0.3 -0.3 -0.3 -0.3 -3 -3 -3	52364	e Test ADDI QELL COF
1 2 3 4 5 6	Type de m RX02 RX02 RX02 RX02 RX02 RX02 RX02	Type Masque T esure + \ + \ + \ + \ + \ + \	4 de test 44 - V5 44 - V5 44 - V5 44 - V5 44 - V5 44 - V5	- V6 - V6 - V6 - V6 - V6 - V6 - V6 - V6	F RF - F RF - F RF - F RF - F RF - F RF - F RF -	Par PRF-F PRF-F PRF-F PRF-F	a de le a d	ther la liste Composi- T Solution P OL - SW P OL - SW	D Test d ant - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP	e la mesure Plaque T ERATURE ERATURE ERATURE ERATURE ERATURE	• Med • Med • Med • Med • Med • Med	Mesun Ge_l Ge_Q II 12	e • • •	CUEMENT) 2 tost Limite Min -0.3 -0.3 -0.3 -0.3 -0.3 -3 -3 -3	152364 Limite Max 03 03 03 3 3 3	ADD I QELL QAS
1 2 3 4 5 6	Type de m FXXX2 FXXX2 FXXX2 FXXX2 FXXX2 FXXX2 FXXX2	Type Masque * * * * * * * * * * * * *	e de test 2 44 - V5 44 - V5 44 - V5 44 - V5	- V6 - V6 - V6 - V6 - V6	FRF - FRF - FRF - FRF - FRF - FRF - FRF -	Par P RF - F P RF - F P RF - F P RF - F P RF - F	e de le F (1) F (2) F (2)	ther la liste Compositive The liste Compositive The liste Compositive POL - SW POL - SW POL - SW POL - SW POL - SW POL - SW	ID Test d ant - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP	e la mesure Plaque T ERATURE ERATURE ERATURE ERATURE ERATURE	 Med Med Med Med Med Med 	Mesun Ge_l Ge_Q II 12	e - - -	DUEMENT) 3 test Unite Min -0.3 -0.3 -0.3 -0.3 -0.3 -3 -3 -3	52364 ID d Limite Max 0.3 0.3 0.3 3 3 3 3	e Test ADD I DELL COF PAS
1 2 3 4 5 6	Type de m RX02 RX02 RX02 RX02 RX02 RX02 RX02	Type Masque	e de test 2 44 - V5 44 - V5 44 - V5 44 - V5 44 - V5	- V6 - V6 - V6 - V6 - V6 - V6	F RF - F RF -	Par PRF - F PRF - F PRF - F PRF - F PRF - F	e de le F amètre e OL - e OL -	ther la liste Composi- ers forcés P OL - SW P OL - SW	ID Test d ant - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP	e la mesure Plaque TERATURE ERATURE ERATURE TERATURE TERATURE TERATURE	• de référ • Mod • Mod • Mod • Mod	Mesun Gc_1 Gc_2 II I2	e • •	Limite Min -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3	52364 1D o 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3	ADD 1 DELL COF PAS
1 2 3 4 5 6	Type de m F2002 F2002 F2002 F2002 F2002 F2002	Type Masque T esure - V - V - V - V - V - V - V - V - V - V	e de test 2 /4 - V5 /4 - V	- V6 - V6 - V6 - V6 - V6 - V6 - V8 - V8 - V8	F RF - F RF -	Par PRF - F PRF - F PRF - F PRF - F PRF - F PRF - F	OL O	Itter la liste Compos T P OL - SW P OL - SW	ID Test d sant - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP	e la mesure Plaque T ERATURE ERATURE ERATURE ERATURE ERATURE ERATURE	• de référ • Mod • Mod • Mod • Mod	Mesur Ge_l Gc_Q Gc_Q II I2	e • •	DUEMENT) 3 test Limite Min -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3	152364 LD d 0.3 0.3 0.3 0.3 3 3	ADDI DELL COF PAS
1 2 3 4 5 6	Type de m FXXX2 FXXX2 FXXX2 FXXX2 FXXX2	Type Masque T esure + X + X + X + X	e de test 2 /4 - V5 /4 - V5	- V6 - V6 - V6 - V6 - V6 - V6 - V8 - V8 - V8	e for	Par P RF - F P RF - F	OL O	Itter la liste Compos T POL - SW POL - SW POL - SW POL - SW POL - SW POL - SW POL - SW	ID Test d sant - TEMP - TEMP - TEMP - TEMP Min	e la mesure Plaque T ERATURE ERATURE ERATURE ERATURE ERATURE	• de référ • Mod • Mod • Mod • Mod • Mod	Mesun Ge_l Ge_Q II I2	e e e e e e e e e e e e e e e e e e e	Limite Min -0.3 -0.3 -0.3 -0.3 -3 -3 -3	152364 ID d Limite Max 0.3 0.3 0.3 0.3 0.3 0.3 3 3 3	abbi QELL QELL COP
1 2 3 4 5 6	Type de m RX02 RX02 RX02 RX02 RX02	A second	e de test 2 //4 - V5 //4 - V5	- V6 - V6 - V6 - V6 - V6 - V6 - V6 - V6	F RF - F RF - F RF - F RF - F RF - F RF - F RF - V V V	Par P RF - F P RF - F	ramétre fri	All Inter la liste Compos T POL - SW POL - SW	ID Test d ant - TEMP - TEMP - TEMP - TEMP - TEMP Min	e la mesure Plaque T T T T T T T T T T T T T T T T T T T	• de référ • Mod • Mod • Mod • Mod	Vence (OW Vom du fici T Ge_J Ge_Q Ge_Q Ge_Q Ge_Q J Z	e e e e e e e e e e e e e e e e e e e	2UEMENT) 2 10st Limite Min -0.3 -0.3 -0.3 -0.3 -0.3 -3 -3 -3	152364 Limite Max 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3	ADD I DELL COP
1 2 3 4 5 6	Type de m FXXX2 FXXX2 FXXX2 FXXX2 FXXX2 FXXX2	A second	e de test 2 44 - VS 44 - VS 44 - VS 44 - VS 44 - VS 44 - VS VA - VS VS VA - VS VS VA - VS VS VA - VS VS VA - VS VS VA - VS VS VA - VS VS VS V V V V V V V V V V V V V	- V6 - V6 - V6 - V6 - V6 - V6 - V6 - V6	F RF - Control	Par PRF - F PRF - F PRF - F PRF - F PRF - F PRF - F PRF - F	ramétre ou r	All Inter la liste Compositive POL - SW POL - SW	ID Test d sant - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP - TEMP	e la mesure Plaque V ERATURE ERATURE ERATURE ERATURE Max	• de référ	Mesun Ge_J Ge_G Ge_Q H 22	e e e e e e e e e e e	Limite Min 0-3 -0-3 -0-3 -0-3 -0-3 -0-3 -0-3 -0-3	152364 ID d 0.3 0.3 0.3 3 3	e Text
1 2 3 4 5 6	Type de m F2022 F2002 F2002 F2002 F2002	Type Masque Type esure - N - N - N - N	a de test 44 - V5 44 - V5 44 - V5 44 - V5 44 - V5 v4 - V5 v4 - V5 v5 v4 - V5 v5 v4 - V5 v5 v5 v5 v5 v5 v5 v5 v5 v5 v	- V6 - V6 - V6 - V6 - V6 - V6 - V6 - V6	F RF	Pair PRF - F PRF - F Allout /alout /alout /alout /alout	■ de le e de le e ote e ote ote ote ot	st at Ltter La liste Compose T as forces P OL - SW P OL - SW P OL - SW P OL - SW P OL - SW P OL - SW //alue -2 37 -2	ID Test d sant - TEMP - TEMP - TEMP - TEMP - TEMP Min	Plaque	• de référ Nod • Mod • Mod • Mod	Mesun Ge_J Ge_Q H 2	e e e e e e e e e	Limite Min -0.3 -0.3 -0.3 -0.3 -3 -3 -3	10 d	ADD I QELL COP PAS
1 2 3 4 5 6	Type de m Pata RX02 RX02 RX02 RX02	Type Masque * esure - V - V - V - V	e de test 2 74 - V5 74 - V5	- V6 - V6 - V6 - V6 - V6 - V6 - V6 - V6	e for F RF - F RF - F RF - F RF - F RF - F RF - F RF - V V V V V V V V	Par P RF - F P RF - F Alleur /aleur /aleur /aleur	= 06 is = 01 = - = 01 = - = - = - = - = - = - = -	ttrer la liste Composed s forcés s forcés p OL - SW P OL - SW	ID Test d sant - TEMP - TEMP - TEMP - TEMP - TEMP Min	e la mesure Plaque ERATURE ERATURE ERATURE ERATURE ERATURE Max	Mod Mod Mod	Mesun Ge_J Ge_G Ge_Q Ge_Q Ge_Q Ge_Q	e e e e	2UEMENT) 2 tost Limite Min -0.3 -0.5	152364 Linite Max 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3	e Test

Figure 9 : Example of recipe with the list of tested parameters.

As shown in Figure 10, the final phase is to define a sampling mapping on the golden wafer including good and bad parts. Those chips will be tested and compared to the reference measurement before launching the production lot. This comparison is made for each die and each electrical parameter (parameter variation). The software provides a status of the setup; all parameters in the recipe have to be in the control limits. If a parameter failed, an indication will be display with a red cross and the setup will be not validated. Different statistical functions are available for data analysis.









This automated setup validation led to improve our agility. A similar application has been developed to validate a setup at the final package test in QFN based on the median value of the golden population

4.2. Test floor monitoring in real time

The access in real time of the test equipment is required for a close follow-up of the activity (throughput, yield, down time, wafer mapping,...). On this basis three main applications have been developed to support these needs.

• Software to display the electrical mapping in the open space of the test engineers on large screen (Figure 11)



Figure 11 : Software description for electrical mapping display

Tested dies & Ok Dies to be tested



- Software to provide in real time an overview of the test benches
 - Information available: product under test, yield, test time, starting hours of the lot, tested quantity, good and bad quantities (Figure 12)

	🐔 L	BT M	ONITORING 2.0c
	Nombre de versio	ns de LBT en cours d'	exécution 10 Statut général 🗙
			1
	6W#2	· · · · ·	
			Aucun problème à signaler
ence de test	1_P	"NC"LBTang Vacque ke1	Debut de la mesure Date: nerced 18 octobre 20 7 Houre: 17.44.45 Heure: 13.25.25
Lot F28	2117	Demière puce testée: 🚽	Temps de test
alyse des gabarts.	-		Temps de mesure du demier composant 96.46 secondes
Nom du gabant	DUT concernée	Répatton (1)	Moyenne des Temps de mesure 91.70 secondes
HG	0	0.00	Progression pénérale
TI	6	8.96	
UK	61	9104	(61) (61)
,	W540	-	Accu ordéline à signifier
			Début de la mesure
ence de test cha	N441_prober.seg		Date: nercred 18 octobre 20 7 Heure: 15:9.7
OF OY3	701181	Masque che2441	Heure: 14:33:1
Lot F37	1017	Demière puce testée: 🕠	Temps de test
alyse des gabarts			Temps de mesure du demier composant 0.33 secondes
Nom du gabart	DUT concernée	Ripattion (%)	Moyenne des Temps de mesure 0.33 secondes
HG	261	6.30	Bernarde electric
Tì	0	0.00	
OK	3879	50.70	93.70% CONFORMES (2879) [251]

Figure 12 : Software description for real time test bench overview



- Software to analyze the overall day of production (Backend Production week :5 days/ 24hours with night shift)
 - Information available: production time and downtime over the days (Figure 13).



Figure 13 : Software to analyze the overall day of production



4.3. Data analyzing

As shown in Figure 14, a software has been developed for yield and detractor analysis (wafers and packages) based on production data (electrical and optical which are stored in oracle data base

- Easy access to electrical/optical mapping by selecting the product, lot number and the wafer
- Each electrical tested parameter can be selected for a detailed analysis (statistical distribution, outliers, detractor location on the wafer mapping ...)



Figure 14 : Tested wafer mapping with tested parameter distribution



• Yield analysis on wafer lot with the associated detractors (Figure 15)

Figure 15 : On wafer yield analysis including associated detractors





Yield analysis per product over the time by selecting the window time (Figure 16).



Figure 16 : Electrical yield trend

5. Conclusion

In a more and more complex environment with a high number of references/functions to be tested, hardware and software developments are the keys to provide agility to satisfy the demand. For all power applications in GaAs and GaN, both DC and RF measurements are required (output power, DC consumption and PAE). Test time is important in production environment especially in case of high number of dies or packages to be tested. Using VNA flexibility associated to external oscilloscope for DC measurements and new software, we have developed a powerful test bench enabling communication between RF and DC equipments without any interruption of VNA. Therefore, test time can be divided up to 100 (depending on number of tested points) keeping very accurate measurements.

Capability of software development led to develop automation in the monitoring of the activity, to develop powerful tools for data analysis (setup validation, production yields, wafer mapping, statistical analysis,...)

E band test bench are required industrialization phase offering a capability for E-band test with the benefit of all production tools.



6. ACRONYMES / ABREVIATIONS

VNA	Vector Network Analyzer
DC	Direct Current
RF	Radio Frequency
Pin	Input Power
Pout	Output Power
PAE	Power Added Efficiency
LCL	Lower control limit
UCL	Upper control limit



